Navigating design challenges: block/chip design-stage verification